Abstract
Motivation and Related Work
There are two fundamental restrictions that limit the amount of instruction level parallelism (ZLP) that can be extracted from sequential programs: controljlow and data jlow. Controljlow limits ILP by imposing serialization constraints at forks and joins in a program's control flow graph [l] . Data $ow limits ILP by imposing serialization constraints on pairs of instructions that are data dependent (i.e. one needs the result of another to compute its own result, and hence must wait for the other to complete before beginning to execute). Examining the extent and effect of these limits has been a popular and important area of research, particularly in the case of control flow [2,3,4,5]. Continuing advances in the development of accurate branch predictors (e.g. [6]) have led to increasingly-aggressive control-specdative microarchitectures (e.g. the Intel Pentium Pro [7] ), which undertake aggressive measures to overcome controlflow restrictions by using branch prediction and speculative execution to bypass control dependences and expose additional instruction-level parallelism to the microarchitecture.
Meanwhile, numerous mechanisms have been proposed and implemented to eliminate false data dependences and tolerate the latencies induced by true data dependences by allowing instructions to execute out of program order (see [SI for an overview).
Surprisingly, in light of the extensive energies focused on eliminating control-flow restrictions on parallel instruction issue, less attention has been paid to eliminating data-flow restrictions on parallel issue. Recent work has focused primarily on reducing the latency of specific types of instructions (usually loads from memory) by rearranging pipeline stages [9, 101, initiating memory accesses earlier [ 111, or speculating that dependences to earlier stores do not exist [12, 13, 14, 151. The most relevant prior work in the area of eliminating data-flow dependences consists of the Tree Machine [16, 17] , which uses a value cache to store and look up the results of recurring arithmetic expressions to eliminate redundant computation (the value cache, in effect, performs common subexpression elimination [ 11 in hardware). Richardson follows up on this concept in [ 181 by introducing the concepts of trivial computation, which is defined as the trivialization of potentially complex operations by the occurrence of simple operands; and redundant computation, where an operation repeatedly performs the same computation because it sees the same operands. He proposes a hardware mechanism (the result cache) which reduces the latency of such trivial or redundant complex arithmetic operations by storing and looking up their results in the result cache. In [ 191, we introduced value locality, a concept related to redundant computation, and demonstrated a technique--bad Value Prediction, or LVP--for predicting the results of load instructions at dispatch by exploiting the affinity between load instruction addresses and the values the loads produce. LVP differs from Harbison's value cache and Richardson's result cache in two important ways: first, the LVP table is indexed by instruction address, and hence value lookups can occur very early in the pipeline; second, it is speculative in nature, and relies on a verification mechanism to guarantee correctness. In contrast, both Harbison and Richardson use table indices that are only available later in the pipeline (Harbison uses data addresses, while Richardson uses actual operand values); and require their predictions to be correct, hence requiring mechanisms for keeping their tables coherent with all other computation.
In this paper, we extend the LVP approach for predicting the results of load instructions to apply to all instructions that write an integer or floating point register; show that a significant proportion of such writes are trivially predictable: describe a value prediction hardware mechanism that allows dependent instructions to execute in parallel; and present results that demonstrate significant performance increases over our baseline machine models.
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Taxonomy of Speculative Execution
In order to place our work on value prediction into a meaningful historical context, we introduce a taxonomy of speculative execution. This taxonomy, summarized in Figure 1 , categorizes ours as well as previously-introduced techniques based on which types of dependences are being bypassed (control vs. data), whether the speculation relates to storage location or value, and what type of decision must be made to enable the speculation (binary vs. multi-valued). 
Control Speculation
There are essentially two types of control speculation: speculating on the direction of a branch, which requires a binary decision (taken vs. not-taken); and speculating on the target of a branch, which requires a multi-valued decision (the target can potentially be anywhere in the program's address space). Examples of the former are any of the many branch prediction schemes explored in the literature (e.g. [20, 6] 
Data Speculation
Data speculation techniques break down logically into two categories: those that speculate on the storage location of the data, and those that speculate on the actual value of the data. Furthermore, techniques that speculate on the location come in two fundamentally different flavors: those that speculate on a specific attribute of the storage location (e.g. whether or not it is aliased with an earlier definition), and those that speculate on the address of the storage location. An example of the former is speculative disambiguation, which optimistically assumes ihat an earlier definition does not alias with a current use, and provides a mechanism for checking the accuracy of that assumption. Speculative disambiguation has been implemented both in software E131 as well as in hardware [12, 14, 151 . Another example of this type of speculation occurs implicitly in most control-speculative processors, whenever execution proceeds speculatively past a join in the contrcd-flow graph where multiple reaching definitions for a storage location are live [ 11. By speculating past that join, the processor hardware is implicitly speculating that the definition on the predicted path to the join in question is in fact the correct one (as opposed to the definition on an alternate path).
There are a large number 01-techniques that speculate on data address. Most prefetching techniques, for example, are speculative in nature and rely on some heuristic for generating addresses of future memory references (e.g. [21, 22, 23, 24, 25] ). Of course, since prefetching has no architected side effects, no mechanism is needed for verifying the accuracy of the prediction or for recovering from mispredictions. Another example of a technque that speculates on data address is fast address calcukztion [26, 113 , which enables early initiation of memory loads by speculatively generating addresses early in the pipeline.
The final category in our taxonomy, techniques that speculate on data value, has receilted little attention in the literature. The only prior work we are aware of is the LVP structure described in 1191. This paper also falls squarely into the data-value-speculative category, since it is an extension of the LVP approach. Note that neither the Tree Machine [16, 17] 
Value Locality
In this paper, we revisit the concept of value locality, which we first introduced in [ 191 as the likelihood of a previously-seen value recurring repeatedly within a storage location. Although the concept is general and can be applied to any storage location within a computer system, we have limited our current study to examine only the value locality of general-purpose or floating point registers immediately following instructions that write to those registers. A plethora of previous work on static: and dynamic branch prediction (e.g. [20, 6] ) has focused on an even more restricted application of value locality, namely the prediction of a single condition bit based on ils past behavior. In [19] , we examined the value locality of registers being targeted by loads from memory. This paper can be viewed as a logical continuation of that work, ex tending the prediction of load values to the prediction of all integer and floating point register values. (ccl-271), and a recursive quicksort. In addition, we have chosen four of the SPEC '92 floating-point benchmarks. All benchmarks are compiled at full optimization with the IBM CSET reference compilers, and are run to completion with the input sets described, but do not include supervisor-state instructions, which our tracing tool is unable to capture. Figure 2 shows the register value locality for all instructions that write an integer or floating point register in each of the benchmarks. The register value locality for each benchmark is measured by counting the number of times each static instruction writes a register value that matches a previously-seen value for that static instruction and dividing by the total number of dynamic register writes in the benchmark. Two sets of numbers are shown, one (light bars) for a history depth of one (i.e. we check for matches against only the most-recently-written value), while the second set (dark bars) has a history depth of four (i.e. we check against the last four unique values).' We see that even with a history depth of one, most of the programs exhibit value locality in the 40-50% range (average 49%), while extending the history depth to four (along with a perfect mechanism for choosing the right one of the four values) can improve that to the 60-70% range (average 61%). What that means is that a majority of static instructions exhibit very little variation in the values that they write during the course of aprogram's execution.
To further explore the notion of value locality, we collected value predictability data that classifies register writes based on instruction type (the types are summarized in Table 2 ). These results are summarized in Figure 3 . Once FP-OTH, F P M V , MC-MV are also very predictable but make up an insignificant portion of the dynamic instruction mix. For the single-cycle instructions, fewer input operands (one vs. two) correlate with higher value locality. For the multi-cycle instructions, however, the opposite is true. The worst value locality is exhibited by the floatingpoint-single instructions. We attribute this to the fact that the floating-point benchmarks we used initialize input arrays with pseudo-random numbers, resulting in poor value locality for loads from these arrays.
The store-with-update (ST-U) instruction type also has poor value locality. This makes sense, since the ST-U instruction is used to step through an array at a fixed stride (hence the base address register is updated with a different value every time the instruction executes, and history-based value prediction will fail). On the other hand, ST-U is also used in function prologues to update the stack frame pointer, where, given the same call-depth, the value is predictable from one call to the next. Hence, some of our call-intensive benchmarks report higher value locality for ST-U. However, the former effect dominates and lowers the overall value locality for ST-U.
Exploiting Value Locality
The fact that the register writes in many programs demonstrate a significant degree of value locality opens up exciting new possibilities for the microarchitect. Since the results of many instructions can be accurately predicted before they are issued or executed, dependent instructions are no longer bound by the serialization constraints imposed by operand data flow. Instructions can now be scheduled speculatively with additional degrees of freedom to better utilize existing functional units and hardwarr: buffers, and are frequently able to complete execution sooner since the critical paths through dependence graphs have been collapsed. However, in order to exploit value 1ocalii;y and bring about all of these benefits, two mechanisms milst be implemented: one for accurately predicting values-the VP (value prediction) unit--and one for verifying thcse predictions.
The Value Prediction Unit
Value prediction is useful only if it can be done accurately, since incorrect predictions can Iead to increased structural hazards and longer latency (the misprediction penalty is described in greater detail in Section 5.3). Hence, we propose a two-level predic ion structure for the VP Unit: the first level is used to generde the prediction values, and the second level is used to decide whether or not the predictions are likely to be accurate
The internal structure of the VP Unit is summarized in Figure 4 . The VP Unit consists of two tables: the Classijication Table ( CT) and the Vdue Prediction Table (VPT), both of which are direct-mapped and indexed by the instruction address (PC) of the instruction being predicted. Entries in the CT contain two fields: Ihe valid field, which consists of either a single bit that indicates a valid entry or a partial or complete tag field that is matched against the upper bits of the PC to indicate a valid fie Id; and the prediction history, which is a saturating counter af 1 or more bits. The prediction history is incremented or decremented whenever a prediction is correct or incorrecl, respectively, and is used to classify instructions as either predictable or unpredictable. This classification is used to decide whether or not the result of a particular instruction should be predicted. Increasing the number of bits in the saturating counter adds hysteresis to the classification process and can help avoid erroneous classifications by ignoring anomalous values and/or The PC of the instruction being predicted is used to index into the VPT to find a value to predict. At the same time, the CT is also indexed with the PC to determine whether or not a prediction should be made. When the instruction completes, both the prediction history and value history are updated.
destructive interference. The VPT entries also consist of two fields: a valid field, which, again, can consist of a single valid bit or a full or partial tag; and a value history field, which contains one or more 32-or 64-bit values that are maintained with an LRU policy. The value history fields are replaced when an instruction is first encountered (by its result) or whenever a prediction is incorrect (by the actual result). The VPT replacement policy is also governed by the CT prediction history to introduce hysteresis and avoid replacing useful values with less useful ones.
As a preliminary exploration of the VP Unit design space, we analyzed sensitivity to a few key parameters, and then selected a specific design point to use with our microarchitectural studies (see Section 7). However, the intent of this paper is not to explore the details of such a design; rather, our intent is to explore the larger issue of the impact of value prediction on microarchitecture and instruction-level parallelism, and to leave such details to future work.
In Figure 5 , we show the sensitivity of the VPT hit rate to size for each of our benchmarks. We see that for most benchmarks, the hit rate levels off at or around 4096 entries, though in several cases significant improvements are possible beyond that size. Nevertheless, we chose 4096 as our design point, since going beyond that size (i.e. 4096 entries x 8 bytedentry = 32KB) seemed unreasonable without severely impacting processor cycle time.
The purpose of the CT is to partition instructions into two classes: those that are predictable by the VPT, and those that are not.To measure its effectiveness at accomplishing this purpose, we simulated six different CT configurations, which are summarized in Table 3 ues are encountered. The results for each configuration are summarized in Figure 6 . From the results, we conclude that the best choice for maximizing both the predictable and unpredictable hit rates is the 10243-bit configuration (this is not surprising, since it has the highest hardware cost).
However, since the 1024Dbit configuration is only slightly worse at identifying predictable instructions and is actually better at identifying unpredictable ones (hence minimizing misprediction penalty), and is significantly cheaper to implement (it uses 1/3 fewer bits), we decided to use the latter in our microarchitectural simulation studies.' We note that the unpredictable hit rates of the 3-bit configurations are worse (relative to the 1-bit and 2-bit configurations) than their predictable hit rates, and conclude that this must be because the 3-bit state assignments heavily favor prediction (see Table 3 ). Changing the state assignments might improve these hit rates.
Verifying Predictions
Since value prediction is by nature speculative, we need a mechanism for verifying the correctness of the predictions and efficiently recovering from mispredictions. This mechanism is summarized in the example of Figure 7 , which 1. Note that we do not claim that the hit rates shown in Figure 6 are a reliable predictor of system performance. Just as in branch prediction, higher hit rates may not necessarily translate into fewer execution cycles. Rather, detailed cycle-by-cycle simulation of the entire microarchitecture is needed to verify performance improvements. shows the parallel execution of two data-dependent instructions. The producer instruction, shown on the left, has its value predicted and written to its rename buffer during the fetch and dispatch cycles. The consumer instruction, shown on the right, reads the predicted value from the rename buffer at the beginning of the execute cycle, and is able to issue and execute normally, but is forced to retain its reservation station. Meanwhile, the predicted instruction also executes, and its computed result is compared with the predicted result during its completion stage. If the values match, the consumer instruction releases its reservation station. If not, completion of the first instance of the consumer instruction is invalidated, and a second instance reissues with the correct value.
Microarchitectural Models
In order to validate and quantify the performance impact of the Value Prediction Unit, we implemented three cycleaccurate simulation models, two of them based on the Pow- erPC 620 [28, 151--one whic'h matches the current 620 closely, and one, termed the 620+, which alleviates some of its known bottlenecks--and an additional idealized model which removes all structural dependences*. The number of functional units and issue and result latencies for common instruction types on the three machines are summarized in Table 4 . Our idealized infinite model also implements the following assumptions: Perfect caches Perfect alias detection and store-to-load forwarding Perfect instruction fetching (limited to one taken branch per cycle). Unit latency for mispredicted branches with no fetch bubble (i.e. instructions following a mispredicted branch are able to execute in the cycle following resolution of the mispredicted branch). It is our intent that the infinite model match the SP machine model presented in [4], except for the branch prediction mechanism, which is a 2048-entry BHT design with a 2-bit saturating counter per entry, copied exactly from our 620 model. Table 5 summarizes the performance of each of our benchmarks on each of the 1:hree baseline machine models without value prediction.
PowerPC 620 Microarchitecture
The microarchitecture of the PowerPC 620 is summarized in Figure 8 . Our model is based on published reports 1. For reasons of efficiency, the instruction window of our simulator is limited to 4096 active instructions. Hence, we did not truly model an infinite number of resources, only one that approaches that number. aspects of the microar&itecture, including branch prediction, fetching, dispatching, register renaming, out-of-order issue and execution, result forwarding, the non-blocking cache hierarchy, store-to-load alias detection, and in-order completion. To alleviate some of the bottlenecks we found in the 620 design, we also modeled an aggressive "next-generation" version of the 620, which we termed the 620+. The 620+ differs from the 620 by doubling the number of reservation stations, FPR and GPR rename buffers, and completion buffer entries; adding an additional loadlstore unit (LSU) without an additional cache port (the base 620 already has a dual-banked data cache); and relaxing dispatching requirements to allow up to two loads or stores to dispatch and issue per cycle. In addition, we added a VP Unit that predicts register writes by keeping a value history indexed by instruction addresses.
GPmename WFURename CFURename
C l C l Lk-1 
VP Unit Operation
The VP Unit predicts the values during fetch and dispatch, then forwards them speculatively to subsequent dependent instructions via the 620's rename buffers. Up to four predictions can be made per cycle on our 620/620+ models, while the infinite model can make up to 4096 predictions per cycle. Dependent instructions are able to issue and execute immediately, but are prevented from completing architecturally and are forced to retain possession of their reservation stations until their inputs are no longer speculative. Speculatively forwarded values are tagged with the uncommitted register writes they depend on, and these tags are propagated to the results of any subsequent dependent instructions. Meanwhile, uncommitted instructions execute in their respective functional units, and the predicted values are verified by a comparison against the actual values computed by the instructions. Once a prediction is verified, its tag gets broadcast to all active instructions, and all the dependent instructions can either release their reservation stations and proceed into the completion unit (in the case of a correct prediction), or restart execution with the correct register values (if the prediction was incorrect). Since a large number of instructions can be in flight at the same time (16 on the base 620,32 on the 620+, and up to 4096 in our infinite model), verifying a predicted value can take dozens of cycles or more, allowing the processor to speculate multiple levels down the dependence chain beyond the write, executing instructions and resolving branches that would otherwise be blocked by data-flow dependences.
Misprediction Penalty
The worst-case penalty for an incorrect value prediction in this scheme, as compared to not predicting the value in question, is one additional cycle of latency along with struc-FIGURE 9. 620 Speedups.
turd hazards that might not have occurred otherwise. The penalty occurs only when a dependent instruction has already executed speculatively, but is waiting in its reservation station for one of its predicted inputs to be verified. Since the value comparison takes an extra cycle beyond the pipeline result latency, the dependent instruction will reissue and execute with the correct value one cycle later than it would have had there been no prediction. In addition, the earlier incorrect speculative issue may have caused a structural hazard that prevented other useful instructions from dispatching or executing. In those cases where the dependent instruction has not yet executed (due to structural or other unresolved data dependences), there is no penalty, since the dependent instruction can issue as soon as the actual computed value is available, in parallel with the value comparison that verifies the prediction. In any case, due to the CT which accurately prevents incorrect predictions (see Figure 6 ), the misprediction penalty does not significantly affect performance.
There can also be a structural hazard penalty even in the case of a correct prediction. Since speculative values are not verified until one cycle after the actual values become available, speculatively issued dependent instructions end up occupying their reservation stations for one cycle longer than they would have had there been no prediction.
Experimental Framework
Our experimental framework consists of three main phases: trace generation, VP Unit simulation, and microarchitectural simulation. Traces are collected and generated with the TRIP6000 instruction tracing tool, which is an early version of a software tool developed for the IBM RS/6000 that captures all instruction, value and address references made by the CPU while in user state. Supervisor state references between the initiating system call and the corresponding return to user state are lost. The instruction, address, and value traces are fed to a model of the VP Unit described earlier, which annotates each instruction in the trace with one of three value Prediction states: no prediction, incorrect prediction, or correct prediction. The annotated trace is then fed to a cycle-accurate microarchitectural simulator that correctly accounts far the behavior of each type of instruction. All of our microarchitectural models are implemented using the VMW framework [29] , which enables significant productivity gains by allowing us to reuse and retarget existing models. The VP Unit model is separated from the microarchitcctural models for two reasons: to shift complexity out of the microarchitectural models and thus better distribute our simulations across multiple CPUs; and to conserve trace bandwidth by passing only two bits of state per instruction to the microarchitectural simulator, rather than the full 32/64 bit values being written.
One of the well-known shcrtcomings of trace-driven simulation is that the non-architected side effects of speculative instructions that never complete are not accurately modeled. For our machine models, these side effects include instruction and data cache perturbation due to speculative fetches and loads as well as perturbation of the branch history table, return address stack, and branch target address cache by speculative branch instructions. Fortunately, the VPT and CT structures are moldeled accurately since they are never updated until completion. Our model also properly accounts for all other structural resource contention caused by speculative execution. 
Experimental Results
We collected performance results for each of the three machine models described in Section 5 (base 620, enhanced 620+, and infinite) in conjunction with five different VP Unit configurations, which are summarized in Table 6 . Attributes that are markedperfect in Table 6 indicate behavior that is analogous to perfect caches; that is, a mechanism that always produces the right result is assumed. More specifically, in the lPerfCT, 4PerfCT and 8PerfCT configurations, we assume an oracle CT that is able to correctly identify all predictable and unpredictable register writes. Furthermore, in the 4PerfCT and 8PerfCT configurations, we assume a perfect mechanism for choosing which of the 4 (or 8) values stored in the value history is the correct one. Moreover, we assume that the Perfect configuration can always correctly predict a value for every register write. We point out that the only VP Unit configuration that we know how to build today is the Simple one, while the other four are merely included to measure the potential contribution of improvements to both VPT and CT prediction accuracy.
7.1.PowerPC 620 Machine Model Speedups
In Figure 9 we show the speedups that the VP Unit configurations of Table 6 obtain over the base PowerPC 620 machine model. The Simple configuration achieves an average speedup of 4.5% (geometric mean), the IPerfCT configuration improves that to 5.6%, 4PelfCTto 6.7%, SPelfcT to 7.1 %, and Pelfect all the way to 11.6%. Two benchmarks, gawk and grep, demonstrate outstanding performance gains, even with the imperfect configurations, while the gains for cjpeg and compress are nonexistent, even with perfect CTs. We attribute the poor showing of cjpeg and compress to their lack of register value locality (see Figure 2) .
Detailed profiling of grep and gawk revealed that both spend a significant portion of their time in the bmexec() and dfaexec() routines, which implement string search routines in loops with long dependence chains. For both benchmarks, value prediction is frequently able to break these dependence chains, resulting in significant additional parallelism.
The speedups for several benchmarks (ccl-271, grep perl, doduc, and hydro24 are quite sensitive to CT accuracy (i.e. a perfect CT produces significantly more speedup), indicating a need for a more accurate classification mechanism. In general, however, we are pleased with our results, which show that value prediction is able to produce measur- 
I
able speedups on a current-generation microprocessor design.
PowerPC 620+ Machine Model Speedups
In Figure 10 we show the value prediction speedups over the baseline 620+ machine model. The Simple configuration achieves an average speedup of 6.8% (geometric mean), the IPerfCl' configuration improves that to 8.4%, 4PerfCT to 9.7%, 8PerfCTto 10.2%, and Perfect all the way to 15.1%. While the trends are similar to the speedups for the base 620 model, the speedups are higher across the board. We attribute this to the fact that the increased machine parallelism and additional hardware resources provided by this model better match the additional instruction-level parallelism exposed by value prediction. Furthermore, the hardware is better able to tolerate the increase in structural hazards caused by value prediction Perhaps the most interesting observation about Figure 10 (which applies to Figure 9 as well) is the lack of any obvious correlation to Figure 2 , which shows the value locality for each benchmark. This underscores our earlier point that a high hit rate (i.e. high value locality) does not necessarily translate into a proportional reduction in execution cycles.
This follows from the fact that benchmarks with high value locality may not necessarily be sensitive to result latency (i.e. they are not data-flow-limited), whereas benchmarks with lower value locality may be very sensitive, and hence may derive significant performance benefits even if only a small fraction of register writes are predictable. For example, eqnrott has significantly better value locality than grep, yet grep obtains significantly more speedup from value prediction..
Infinite Machine Model Speedups
In Figure 11 we show the value prediction speedups over the Infinite machine model. The Simple configuration achieves an average speedup of 22.7% (geometric mean), the IPerfCTconfiguration improves that to 34.0%, 4PerfCT to 36.9%, 8PerfCT to 38.0%, and Perfect all the way to 69.8%. These numbers are very encouraging to us, since they demonstrate that the ultimate performance potential of value prediction remains largely untapped by current and even reasonably-extrapolated next generation processors, and that much work remains to be done to find more effective ways to apply it to realistic microarchitectures.
Several benchmarks that displayed measurable speedups with the finite models show negligible speedup with the infinite model (e.g. mpeg, perl, N, xlisp), which leads US to believe that they are not dataflow-limited by nature. However, the fact that they do show speedups with the finite models highlights the fact that value prediction, by removing serialization constraints, allows a processor to more efficiently utilize a limited number of execution resources.
We included the infinite model results to support our assertion that value prediction can be used to exceed the dataflow limit. Our infinite machine model measures a dataflow limit, since, for all practical purposes (ignoring our limit of 4096 active instructions), parallel issue in the injinite model is restricted only by the following three factors:
Branch prediction accuracy Fetch bandwidth (single taken branch per cycle) Data-flow dependences Value prediction directly impacts only the last of these, and yet we are able to demonstrate average and peak speedups of 22 .7% and 198% ( 2 . 9 8~ ;peedup for gawk) using our Simple VP Unit configuration. Hence, we lay claim to exceeding the dataflow limit.
VP Unit Implementation
An exhaustive design study of VP Unit design parameters and implementation details is beyond the scope of this I FIGURE 12. Doubling Data Cache vs. VP.
paper. As stated earlier, some preliminary exploration of the design space was conducted by analyzing sensitivity to a few key parameters. We realize that the design selected is by no means optimal, minimal, or even reasonably efficient, and could be improved significantly with some effort. For example, we reserve a full 64 bits per value entry in the VFT, while most instructions generate only 32 or fewer bits, and space in the table could certainly be shared between such entries with some clever engineering.
However, to evaluate the feasibility of implementing a VP Unit in areal-world processor, we compare it against one alternative approach that consumes roughly the same amount of chip space: doubling the first-level data cache to 64K by increasing the line size from 64 bytes to 128 bytes. The results of this comparison, which are shown in Figure 12 , make clear that, at least for this benchmark set, value prediction delivers three to four times more speedup than doubling the data cache for both the 620 and 620+ machine models.
Furthermore, the VP Unit has several characteristics that make it attractive to a CPU designer. First of all, since the VFT and CT lookup indices are available very early, at the beginning of the instruction fetch stage, access to these tables can be superpipelined over two or more stages. Hence, given the necessary chip space, even relatively large tables could be built without impacting cycle time. Second, the design adds little or no complexity to critical delay paths in the microarchitecture. Rather, table lookups and verifications are done in parallel with existing activities or are senalized with a separate pipeline stage (value comparison). Hence, it is unlikely that VP would have an adverse effect on processor cycle time, whereas doubling the data cache would quite likely do just that.
Conclusions and Future Work
We make four major contributions in this paper. First, we present a taxonomy of speculative execution techniques.
Second, we demonstrate that many instructions that write general purpose or floating point registers, when examined on a per-instruction-address basis, exhibit significant amounts of value locality. Third, we describe value prediction, a data-speculative microarchitectural technique for capturing and exploiting value locality to reduce data-flow restrictions on parallel instruction issue. Fourth, we demonstrate that value prediction can be used to exceed the dataflow limit by 23% (geometric mean), as measured on a processor model with no structural hazards. We are very encouraged by our results. We have shown that measurable (5% on average for the 620,7% on average for the 620+) and in some cases dramatic (up to 33% on the 620 and 54% on the 620+) performance gains are achievable with simple microarchitectural extensions to current-generation and reasonably-extrapolated next-generation microprocessor implementations.
We envision future work proceeding on several different fronts. First of all, we believe that the relatively simple techniques we employed for capturing value locality could be refined and extended to effectively predict a larger share of register values. Those refinements and extensions might include allowing multiple values per static instruction in the prediction table by including branch history bits or other readily available processor state in the lookup index; or moving beyond history-based prediction to computed predictions through techniques like value stride detection. Second, our classification mechanism could also be refined to correctly classify more instructions and extended to control pollution in the value table (e.g. removing instructions that are not latency-critical from the table). Third, significant engineering work is needed to optimize our VP Unit design and reduce its implementation cost and potential impact on processor cycle time. Fourth, the microarchitectural design space should be explored more extensively, since value prediction appears to dramatically alter the available program parallelism in ways that may not match current levels of machine parallelism very well. Fifth, feedback-directed compiler support for rescheduling instructions for different latencies based on their value locality may also prove beneficial. Finally, more aggressive approaches to value prediction could be investigated (e.g. speculating down multiple paths in the value space, or predicting writes to condition code and other special purpose registers). In short, there is a great deal of interesting future work that is related to value prediction and the exploitation of value locality.
